M-15281 US 10/753,673

## Amendments to the Claims:

This listing of claims will replace all prior versions and listings of claims in the Application:

## **Listing of Claims:**

(currently amended) A two-transistor PMOS memory cell, comprising:
a PMOS select transistor having a drain and a source formed as separate P+ diffusion regions in an N- well;

a PMOS floating gate transistor having a drain and a source formed as separate P+ diffusion regions in the N-well, wherein the P+ diffusion region that forms the floating gate transistor's drain is the same P+ diffusion region that forms the select gate transistor's source; and

an N implant underlying only the P+ diffusion region that forms the floating gate transistor's drain such that an N implant does not underlie either of the P+ diffusion regions forming the select gate' gate transistor transistor's drain and the floating gate's gate transistor's source, and wherein a lateral extent of the N implant is substantially the same as a lateral extent of the P+ diffusion region that forms the floating gate transistor's drain.

- 2. (cancelled)
- 3. (previously presented) The two-transistor PMOS memory cell of claim 1, wherein the drain of the PMOS select transistor couples to a bit line of a memory array, and wherein a select gate of the PMOS select transistor couples to a word line of the memory array.

LAW OFFICES OF MeelThorem Kwok Chen & Heid LLP 2403 Michelson Drive Sule 210 Juvins, CA 92612 Telephono (949) 722-7040 Pax (949) 722-7049

- 4. (previously presented) The two-transistor PMOS memory cell of claim 1, wherein a floating gate of the PMOS floating gate transistor is formed in a first polysilicon layer, and wherein a control gate of the PMOS floating gate transistor is formed in a second polysilicon layer.
- 5. (previously presented) The two-transistor PMOS memory cell of claim 1, wherein the memory cell includes a single polysilicon layer containing a floating gate of the PMOS floating gate transistor, and wherein a control gate of the PMOS floating gate transistor is formed as a P+ diffusion region in the N- well.
- 6. (previously presented) The two-transistor PMOS memory cell of claim 1, wherein the memory cell is configured such that the floating gate transistor may be programmed using band-to-band tunneling.
- 7. (previously presented) The two-transistor PMOS memory cell of claim 1, wherein the memory cell is configured such that the floating gate transistor may be programmed using Fowler Nordheim tunneling.
- 8. (previously presented) The two-transistor PMOS memory cell of claim 1, wherein the P+ diffusion region that forms the floating gate transistor's drain has a thickness of approximately 0.1 to 0.25 microns.
- 9. (previously presented) The two-transistor PMOS memory cell of claim 1, wherein the thickness of the N implant underlying the P+ diffusion region that forms the

LAW OFFICES OF MiscPhireton Kwak Chen & Held LLP 2402 Michelson Drive Suite 230 Lytha, CA 92612 Takahana (949) 755-7040

M-15281 US 10/753,673

floating gate transistor's drain is approximately 0.1 to 0.25 microns.

Claims 10 - 14 (cancelled)

I.AW OFFICES OF MacPherson Kyek

2402 Michelson Drivo Artie 210 Brvina, CA 92612 Telephone (949) 752-7040 Pax (949) 752-7049